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 Squaring operation represents a vital operation in various applications 
involving image processing, rectangular to polar coordinate conversion, and 
many other applications. For its importance, a novel design for a 6-bit squarer 
basing on the Vedic multiplier (VM) is offered in this work. The squarer design 
utilizes dedicated 3-bit squarer modules, a (3*3) VM, and an improved Brent-
Kung Carry-Select Adder (IBK-CSLA) with the amended design of XOR gate 
to perform fast partial-products addition. The 6-bit squarer circuit can readily 
be expanded for larger sizes such as 12-bit and 24-bit numbers which are 
useful for squaring the mantissa part of  32-bit floating-point numbers. The 
paper also offers three architectures for 24- bit squarer using pipelining 
concept used in various stages. All these squaring circuits are designed in 
VHDL and implemented by Xilinx ISE13.2 and FPGA. The synthesis results 
reveal that the offered 6-bit, 12- bit, and 24- bit squarer circuits introduce 
eminent outcomes in terms of delay and area when utilizing IBK-CSLA with 
amended XOR gate. Also, it is found that the three architectures of 24- bit 
squarer present dissimilar delay and area, and the architecture design based on 
3-bit squarer modules with  (3*3) VM introduces the lowest area and delay. 
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1. INTRODUCTION  
The squaring operation represents one of the most arithmetic operations in high-speed applications 
involved cryptography, animation, image compression, fast-Fourier transform (FTT), pattern recognition, 
adaptive filtering, and others [1-3]. Although squaring function is executed by utilizing multipliers such as 
Booth, Wallace tree, Dadda, or Vedic multiplier, commonly, performing squaring function by multiplication 
needs recurring addition operations that incur consuming the computing-time and unnecessarily increasing the 
area of overall design [4-6]. Thus, utilizing dedicated squarer circuits can help improve the speed of various 
applications and enhance the general area of the structure [7]. 
Carrying-out of squaring operation is based on using the property that there is only one operand to be 
multiplied by itself [8]. The required partial products can be minimized by excluding redundant bits, thus 
resulting in less area and higher speed [9, 10]. 
Many designs and techniques were planned to implement binary squarer. P. S. Kasliwal et al. [11] 
had proposed a vertical and cross-wise algorithm for squaring n- bit data. The delay of the design had been 
reduced as the generation of partial products and the addition of the partial derivatives are computed 
simultaneously. Nevertheless, the design area increased due to four Vedic multipliers (VMs) for squaring an 
n-bit binary operand. In [12, 13], authors have offered high-speed binary squaring circuits employing Urdhva 
Tiryagbhyam' Sutra (UTS) techniques. Although the courses' delay has been reduced, thereof the 
implementation utilized two squarer circuits, which led to an increase the device usage.  The squarer circuit 
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planned in [14] is based on the Peasant Multiplication technique, namely, mediation and duplication, to divide 
one number by two and multiply the other by 2, but this design conquered more area. 
P. Ramanammma [15] has created low-power architectures with less area and delay for squaring and 
cubing the numbers utilizing the Duplex property of Vedic mathematics to be employed in arithmetic/ logic 
units. After that, A. Deepa et al. [16] used the Yavadunam algorithm and a technique to reduce the bits for 
developing a Vedic squaring team to improve the speed, area, and power consumption of the squaring unit. To 
further enhance the speed and location, authors in [17] had developed a squaring circuit for a 2-bit number 
using Nikhilam Sutra rules to accomplish an 8-bit squarer using the repetitive procedure. The implementation 
of this squarer involved comparators, adders subtractors, shifters, and other components, and it was improved 
by about 27% in terms of speed. Additionally, authors in [18] presented two designs for squaring circuits of 
size 8-bit and 16 -bit, respectively. The first one is based on Antyayordashakepi Sutra, while the other uses the 
Duplex method. Both designs have given enhanced performance in terms of delay, area, and power 
consumption compared to the regular Wallace tree multiplier. 
In 2020, Shamim Akhter et al. [7], have used a different approach to implement base-2 squaring units 
by employing an improved VM to enhance the computation speed and reduce the design area. Whereas the 
authors in [19] have presented efficient squarer to be used for high-speed digital applications. This squarer's 
architecture is based on utilizing the Yavadunam algorithm that states of squaring a number are equivalent to 
the addition of the product of the number to be squared by the difference deficiency and the squaring of 
deficiency. 
All previously works in literature had designed squaring circuits for numbers of size 2- bit and its 
multiples; namely, 4, 8, 16, and 32-bit and had used adders like ripple-carry adder (RCA), fast RCA, and carry-
select adder (CSLA) to compute the final squaring result [7, 20]. This work explores a new architecture for a 
6-bit Vedic-based squarer (VBS) by employing a dedicated 3-bit squarer module as a primitive block and a 6- 
bit improved square root Brent-Kung carry select adder (IBK-CSLA), which will use an amended design for 
the XOR gate with a motive of generating the final result of squaring in minimal delay and lower area. This 6-
bit squarer is then used to implement 12- bit and 24- bit VBS circuits which are very important for squaring 
the Mantissa part (namely, 24-bit) in single-precision binary floating-point (BFP) numbers. Further, the work 
offers three designs for the 24-bit squarer employing pipelining concept at three various adders complexities 
to examine the effect of reducing the bit size of addends to reduce the complexity of VBS related adders and 
thus, improve the computation speed of the VBS and decrease the area of the design. All the proposed squares 
are designed by VHDL using Xilinx13.2 and implemented using the FPGA Virtex family. 
The rest of the paper is systematized as Section 2 introduces the research method and the previously 
published 3-bit binary VM functionality to derive a 3-bit VBS. Section 3 highlighted the 6-bit, 12- bit designs 
and the three pipelined 24- bit VBS architectures. Section 4 illustrates the results and analysis of various VBS. 
Eventually, section 6 concluded. 
 
 
2. RESEARCH METHOD  
Delay and area are the two prime factors considered when designing most digital systems. These 
systems heavily rely on adders, multipliers, and squarers [21-23]. The current multipliers and squarers 
(precisely their related adders), which form the central part of these systems, affect their speed and area [18]. 
The more complex squarers and multipliers or their related adders are, the more they influence the rate and size 
[2, 24]. 
The prime reason for the delay in squarers and multipliers is the propagation of carrying along the 
road to the squarer's most significant bit. When a Vedic technique such as UTS is utilized, the pipelined style 
can add the generated partial products [24].  
Thus, it is observed that the VBS, which utilizing the UTS technique for squaring binary numbers, 
can produce outputs faster than other squarers by decreasing the delay to make the final result. An n-bit VBS 
circuit comprising UTS permits a higher-order bit squaring to be calculated by breaking-down them to lower-
order bits. Functionally, an n-bit VBS is designed by two (n/2)-bit VBS and an (n/2 * n/2)-bit VM with product 
output shifted to left one position to multiply the output by 2 instead of using two (n/2 * n/2) - bit VM that 
having identical product outputs. Each of the (n/2)-bit VBS can again be comprised by two (n/4)-bit VBS and 
an (n/4*n/4) VM in which its output is shifted to left one position. Hence, each higher bit VBS can be formed 
using two lower bits VBS circuits and a  single lower VM that owning half-size (in bits) of the higher one. This 
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Figure 1. Breaking-down of an n-bit VBS into VBS modules with lower-order bits 
 
2.1.  A 3-bit Vedic Based Squaring Operation 
A conventional 3-bit VM comprises nine AND gates, three half adders (HA)s, and three full adders 
(FA)s as depicted in Figure 2 [25]. The multiplier has two (3-bit) inputs 2 1 0X X X X= and 2 1 0Y Y Y Y= , 
respectively and provides a 6- bit product result as 5 4 3 2 1 0P P P P P P P= . 
 
Figure 2. A conventional (3*3)-bit binary VM 
 
              This multiplier is used to square a 3-bit input operand utilizing the same input as two input operands 
(X=Y), such that P = (X.X). In this case, the squarer output bits can be computed from the following 
expressions 
 
1-bit output: 0 0 0P X .Y=  
1-bit output: 1 0 1 1 0P X .X X .X '0 '=  =  
1-bit output: 2 0 1 1P X .X X=   
1-bit output: 3 0 1 2P X .(X X )=   
2-bit output: 5 4P P FA(carry,sum)=    
                                                                                     
The above (3*3) VM can be modified to perform a 3-bit binary squarer using only two HAs and one 
FA to generate the squaring result as depicted in Figure 3. 
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Figure 3. A conventional 3-bit Vedic based squarer (VBS) 
 
3. PROPOSED VEDIC BASED SQUARER CIRCUITS 
 
3.1.  Dedicated 3- bit Squarer 
To enhance the squarer performance in terms of speed and area, a dedicated 3- bit squarer is offered 
as illustrated in Figure 4. The dedicated 3- bit squarer eliminates the HA and the FA used in conventional 3- 
bit VBS explained in Figure 3 and thus, improves the squarer performance. From this, it can be concluded that 
output P2 of the HA of conventional 3-bit squarer is eliminated to NOT plus AND gates and the output P3 is 
exchanged to XOR gate followed by AND gate instead of two HAs connected serially. The output P4 is replaced 
with NOT, OR, and AND gates, and the final squaring bit P5 is minimized to AND gate only.  
 
 
Figure 4. Dedicate 3- bit squarer module 
 
3. 2 Proposed 6- bit Vedic based squarer  
The 6-bit VBS circuits can be designed using the dedicated 3-bit squarer and a (3*3) VM. Figure 5 
reveals the structure of the offered 6-bit squarer based on the Vedic mechanism. This offered squarer can be 
straightforwardly extended for squaring input operands having a larger number of bits. 
 
 
Figure 5. A 6-bit Vedic based squarer 
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The calculation steps of the proposed 6-bit squarer for an input data X= (X5 X4 X3 X2 X1 X0) can be 
derived based on the conceptions of (3*3) VM discussed in [25], as follows 
 
  X2 X1 X0  
      *        X5 X4 X3    








The terms of the product can be generated by utilizing two 3-bit squarer modules (one for the 1st and 
the other for the 3rd stages of partial products), and a (3*3) VM for the 2nd stage. Thus, the output of each stage 
is explained below 
- 1st Stage: (X2 X1 X0)*(X2 X1 X0), presents the following 6-bit output:  P05 P04 P03 P02   0   P00                 
- 2nd Stage: (X2 X1 X0)*(X5 X4 X3), presents the following 6-bit output: P15 P14 P13 P12  P11 P10                
- 3rd Stage: (X5 X4 X3)*(X5 X4 X3), presents the following 6-bit output:  P25 P24 P23 P22  0   P20 
  
The outputs of the three stages can be organized as follows through using the design principle of the 
(3*3) VM [26]. 
3rd  Stage  2nd Stage  1st stage 
 P15 P14 P13 P12 P11 P10 P02  0 P00 
P25 P24 P23 P22 0  P20  P05 P04  P03  
 
As explained in the previous section, instead of using two VM with identical outputs and adding their 
outputs together, a single VM can be utilized with product output shifted from one position to the left (i.e. 
multiply the product output by 2 to generate the same result if using two VM. Thus, the output of the 2nd stage 
can be obtained as 
 
2nd stage output P[8:3] = (P15 P14 P13 P12 P11 P10)* 2 + (P22 0  P20  P05 P04  P03) 
                                     = (P15 P14 P13 P12 P11 P10 0) + (P22 0  P20  P05 P04  P03) 
 
Thus, a 6-bit adder can be used to perform the addition in the 2nd stage. Different types of adders can 
be employed to perform the addition in the 2nd stage, such as the RCA, regular CSLA, modified CSLA, and 
others [26]. The 3-bit increment by one (IB1) circuit [27] shown in Figure 5 is used to update the last three 
output bits of the squarer result. The carry C1 and the partial product bit P15 are OR-ed together to control the 
IB1 module. 
To refine the performance of the proposed 6-bit squarer in terms of area and delay, this work offers 
the use of a 6-bit improved Brent-Kung adder IBK-CSLA [9, 22] with a 4- bit binary to access-1 convertor (4-
bit BEC) to perform the addition of 2nd stage as demonstrated in Figure. 6. The BEC employs less area and 
generates less delay than the RCA or any other adder. Further, since the two inputs XOR gate represents a 
significant component in different combinational circuits, especially in binary adders, to generate the sum 
output, this work achieves the XOR gate by an amended design way to improve the area and speed of squarer 
architecture. The 6- bit squarer gives better outcomes when using the amended XOR gate precisely when 
utilized in squarer's related adders (here  IBK_CSLA). Figure 7 reveals the amended design of the 2- input 
XOR gate; it consists of only three basic gates instead of five gates and generates output with the least delay. 
 
 
Figure 6. A 6-bit Improved Brent-Kung carry select adder (IBK-CSLA) 
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Figure 7 (a) Regular 2- input XOR gate (b) Amended 2- input XOR gate 
 
The proposed 6- bit VBS architecture can be expanded easily for squaring 12- bit and 24- bit numbers 
which are useful for squaring the mantissa of single-precision binary floating-point numbers.  
 
3.3. Design of 24- bit pipelined VBS circuit 
In this section, three architectures with different bit-sized squarers are introduced for 24- bit pipelined 
VBS as follows: 
a. 24- bit VBS with two 12-bit pipelined VBS and a (12* 12) pipelined VM, 
b. 24-bit VBS with four 6- bit pipelined VBS and six (6*6) pipelined VMs, 
c. 24- bit VBS with eight 3- bit pipelined VBS and twenty-four (3*3) pipelined VMs. 
The diagrammatic exemplification of these architectures is given in Figure 8 (a - to- c). 
 
 
Figure 8. Architectures of 24- bit VBS using  (a) Two 12-bit pipelined VBS and one (12* 12) pipelined VM, 
(b) Four 6- bit pipelined VBS and six (6*6) pipelined VM, (c) Eight 3- bit pipelined VBS and twenty-four 
(3*3) pipelined VM. 
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These offered 24- bit squarer architectures utilize the UTS technique in combination with the method 
of pipelining. The architectures are formed using the pipelining methodology to yield pipelined squarers at 
different squarer stages. This process is followed to give faster-squaring results for squarers than non-pipelined 
squarers.  It is noticed that as the size of bits of the pipelined squarer becomes low, the complexity of related 
adders becomes minimal. Further, it can detect that a 24-bit pipelined VBS designed by utilizing the 3-bit 
pipelined VBS modules and (3*3) VMs gives better results when compared with the other two architectures.  
This means that as the size (in bits) of the VBS modules and VM are decreased, their related adders' 
complexity becomes lesser, ultimately leading to a faster squarer circuit with a lower area. 
4. RESULTS AND ANALYSIS 
The 3-bit, 6-bit, 12-bit, and 24-bit VBS architectures are designed using VHDL and implemented by 
Xilinx FPGA Virtex-4 family/ device: XC4VLX15. The 6-bit, 12- bit and 24- bit VBS structures are designed 
and implemented using the dedicated 3- bit VBS modules and (3*3) VMs with three different adder 
architectures, namely RCA, conventional CSLA, and the IBK-CSLA using the proposed amended XOR gate, 
respectively.  It is found that VBS circuits implemented utilizing IBK-CSLA with amended XOR gates give 
the finest outcomes in terms of delay and area in comparison with the other VBS circuits carried out with other 
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Further, the three proposed architectures of 24- bit VBS with differing sizes in pipelined VBS bits 
have been implemented. These architectures include VBS and pipelined VBS at various adder complexity.  It 
is observed that there is a direct relationship between the size in bits for the pipelined VBS and the system 
throughput in designing the 24- bit VBS and it is seen that as the VBS and the complexity of its related adder 
are reduce, the area of the VBS reduces, and the delay for computing the squaring result reduces, as well. 
Figure 11 reveals the uncertainty and location for the three distinct designs of the 24-bit pipelined VBS 
architectures. 
 
Figure 11. Delay and area for the three architectures of the pipelined 24- bit VBS 
 
It can be observed that the architecture (a) with 12-bit pipelined VBS and a (12*12) VM employs the 
most significant number of 4- input LUTs (namely 400 LUTs). The use of LUTs is decreased with the level of 
pipelining reduction, and the squarer circuit utilizing 3-bit pipelined VBS modules and (3*3) pipelined VM 
has the lowest number of LUTs. The reason behind the increased throughput of the squarer architectures with 
the lower in bit size of pipelined VBS is that as bit size decreases, the related adder complexity is also reduced. 
The length of additions and addends decreases, which steers to a reduction in the time to yield the squarer 
output.  It is found that the delay of the design 24- bit squarer utilizing 3-bit pipelined VBS and (3*3) pipelined 
VM produces the best outcome in terms of speed and hardware employment of FPGA. 
All previous works presented in the literature had designed square meters of bit size multiplying 2, 
such as  4, 8, and 16-bit. Still, none of the pieces has designed squarers of multiple three such as 6, 12, and 24-
bit, although they are essential for developing 32- bit floating point squarer units. Table 1 list the area and delay 
of the proposed squarers and the previously squarers implemented by the FPGA Virtex family. 
 
Table 1. Performance comparison for different VBS circuits 
 [7]  [19]  [18] Proposed 
Input Size 4-bit  8-bit 4-bit   8-bit   16-bit      6-bit     12bit     24-bit 
Delay (ns)     4.99  10.32    15.67    NR      12.778      5.024    10.636  16.019 
Area (LUT)       6       56     7          NR         261        21         158        351 
 
 
4. CONCLUSION  
The work offered high-performance VBS  circuits with various sizes in bits and three different adder 
architectures. The implementation results reveal that the implemented VBS circuits present the finest results in 
terms of delay and area when using dedicated 3-bit VBS modules and (3*3) VMs with and utilizing IBK-CSLA 
with amended XOR gate. Further, three architectures for the 24-bit VBS are proposed and implemented. It is 
found that the implementation of the 24- bit VBS architecture utilizing the pipelined 3-bit VBS and  (3*3) VMs 
provides the finest results in terms of area and delay. This evidences that as the bit size of pipelined VBS 
reduces, the VBS complexity reduces, and consequently this increases the speed of computation and minimizes 
the area of design. 
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